Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

- 1. (Canceled)
- 2. (Previously Presented) The device as claimed in claim 18 wherein when operated in bit serial fashion, the device provides hardware minimization of a finite impulse response filter.
- 3. (Previously Presented) The device as claimed in claim 18 wherein one of the combinational logic blocks includes a full subtracter element when a coefficient value of the filter transfer function is close to a power of two.
- 4. (Previously Presented) The device as claimed in claim 18 wherein the architecture includes a common subtraction operator that operates with the full adder elements to minimize the use of full subtracter elements.
- 5. (Previously Presented) The device as claimed in claim 18 wherein a first one of the coefficient lines is directly connected to a common input line, the delay blocks are sequentially connected to the common input line, and the remaining coefficient lines are coupled respectively to respective outputs of the delay blocks.
 - 6. (Canceled)

- 7. (Currently Amended) A serial bit, finite impulse response (FIR) filter device including:
- a logic block that receives an (m+1)-bit input and produces a transfer function output corresponding to an mth bit position, the logic block including:

a combinational-sequential logic block that receives filter transfer function coefficients of a predetermined filter transfer function, the combinational-sequential logic block including m+1 combinational logic blocks B0, B1, ...Bm; and

a sequential logic block having m delay elements for receiving respective outputs of the combinational logic blocks B0, B1, ...Bm-1 and for providing delayed outputs to respective inputs of the combinational logic blocks B1, B2, ...Bm, respectively;

wherein each combinational logic block includes a plurality of serial subtractor or adder elements for providing a coefficient multiplication function for each the combinational logic block;

wherein the combinational logic block Bm outputs said transfer function output according to said filter transfer function, based on said (m+1)-bit input; and

wherein each sequential subtractor or adder element includes a carry-out pin fed to an input of one of the sequential subtractor or adder elements of a previous one of the combinational logic blocks, such that the same delay element is used for multiplication by a factor of two and also for a carry function.

- 8. (Currently Amended) A digital filter device comprising:
- a coefficient circuit having n input bits corresponding to n filter coefficients;
- a combinational circuit comprising a plurality of full adders with the interconnection of the plurality of full adders depending on values of the n coefficients to implement the addition terms of the filter transfer function; and
- a sequential circuit comprising a predetermined number of unit delays with the predetermined number being dependent on a maximum value of the n coefficients, the inputs of the unit delays being coupled to output of selected ones of the full adders and the output of the unit delays being coupled to an input of one of the full adders of the combinational circuit in

following bit position from the corresponding unit delay, wherein each of the full adders includes a carry-out pin fed to an input of one of the full adders in a previous bit position, such that the same unit delay is used for multiplication by a factor of two and also for a carry function.

9. (Previously Presented) The filter device of claim 8 wherein the combinational circuit implements the addition terms of the filter transfer function using the following form:

```
(a0*S1+b0*S2+...+k)*Sn),
(a1*S1+b1*S2+...+k1*Sn),
...
(am*S1+bm*S2+...+km*Sn)],
where S1, S1, Sn are the input bits and
a0, b0...k0, a1, b1...k1, am, bm, ...km each has a value of +/-1 or 0.
```

- 10. (Previously Presented) The filter device of claim 8 wherein the coefficient circuit receives n serial input bits.
- 11. (Previously Presented) The filter device of claim 8 wherein the combinational circuit and the sequential circuit are interconnected to implement a finite input response (FIR) filter.
- 12. (Previously Presented) The filter device of claim 8 wherein the combinational circuit and the sequential circuit are interconnected to implement an infinite input response (IIR) filter.

13. –17. (Canceled)

18. (Currently Amended) A filter device, comprising: a plurality of delay blocks;

a plurality of coefficient lines coupled respectively to the delay blocks; a logic architecture that includes:

serial input bit lines S1, S2, ... Sn coupled to the plurality of coefficient lines, n representing a number of coefficients of a filter transfer function; and

m combinational logic blocks having full adder elements and providing [(a0*S1+b0*S2+...+k)*Sntransfer function addition of the filter terms a0*S1+b0*S2+...+k0*Sn), (A1*S1+b1*S2+...+k1*Sn)...(am*S1+bm*S2+...+km*Sn)], where a0, b0...k0, a1, b1...k1, am, bm, ...km are coefficients having values of +/-1 or 0; wherein the full adder elements have respective first inputs, second inputs, and third input, the first inputs of the full adder elements being connected to the serial input bit lines S1, S2... Sn and to each other depending on the coefficients a0...km; wherein each full adder element includes a carry-out pin coupled to the third input of one of the full adder elements of a previous one of the combinational logic blocks; wherein the combinational logic blocks include respective output lines b_1, b_2, ... b_m, and the output line b m provides a final output of the architecture; and

a size of a maximum coefficient value of the filter transfer function, each delay element having an input coupled to a respective one of the output lines of the combinational logic blocks and an output coupled to the second input of one of the full adder elements of a respective combinational logic block corresponding to a next bit position such that the same delay element is used for multiplication by a factor of two and also for a carry structure in a one bit serial adder function, wherein the delay elements are respectively positioned adjacent to respective end positions of respective combinational logic blocks.